Three-Day Programme

		Day 3
Monday	Tuesday	Wednesday
FPGA 1	Mixed Signal 1	Power 1
. •	<u> </u>	Power distribution:
	_	DC-DCs, linear and switching POLs
Qualifica, Civios scaling	output spectrum	Switching 1 OLS
FPGA 2	Mixed Signal 2	Power 2
	Ü	
Space-grade SRAM,	Designing with DACs :	Comparison of space-
Flash & Antifuse FPGAs,	_	grade, isolated DC-DCs.
	output spectrum	SiC vs. GaN vs. Si Power FETs, SEGR, SEB
108.0100001000	RF ADCs/DACs, bandpass	. 5
	sampling, eliminating RF	
	stages	
EDGA 2	Miyad Signal 2	Power 3
FFUAS	Wilkeu Signal S	rower 3
Space-Grade FPGA	System-level design:	Comparison of space-
Radiation Hardness, SEE	Clocking, jitter and	grade, linear and
Mitigation & Reliability	powering ADC/DACs	switching POLs
	Analogue front/back-	
	end design	
FPGA 4	Mixed Signal 4	Power 4
	_	
· ·	· · · · · · · · · · · · · · · · · · ·	PCB stack design, layout, design-for-EMC, planes
%	Brade ADC/DACS	and analogue/digital
Comparison of space-		partitioning. Post-layout
grade FPGAs		simulation using
		Hyperlynx Analog and Boardsim
Spaced. a.c.	Wrap Up	200.00
	Space-grade FPGA technologies, COTS vs. Qualified, CMOS Scaling FPGA 2 Space-grade SRAM, Flash & Antifuse FPGAs, fabrics, LUT vs. MUX, logic resources FPGA 3 Space-Grade FPGA Radiation Hardness, SEE Mitigation & Reliability FPGA 4 FPGA vendors' design flows and software & Comparison of space-	Space-grade FPGA technologies, COTS vs. Qualified, CMOS Scaling FPGA 2 Space-grade SRAM, Flash & Antifuse FPGAs, fabrics, LUT vs. MUX, logic resources FPGA 3 Space-Grade FPGA Radiation Hardness, SEE Mitigation & Reliability FPGA 4 FPGA 4 Designing with ADCs: Understanding the ADC output spectrum RF ADCs/DACs, bandpass sampling, eliminating RF frequency conversion stages Mixed Signal 3 System-level design: Clocking, jitter and powering ADC/DACs Analogue front/back- end design FPGA 4 Mixed Signal 4 Comparison of space- grade FPGAs implementing