Global Training Courses in Space Electronics

Combined Five-Day Programme

Time	Day 1	Day 2	Day 3	Day 4	Day 5
	Monday	Tuesday	Wednesday	Thursday	Friday
09:00	FPGA 1	FPGA 5	Mixed Signal 1	Mixed Signal 5	Power 1
	Space-grade FPGA technologies, COTS vs. Qualified, CMOS Scaling	Comparison of space- grade FPGAs implementing spacecraft IP	Designing with ADCs : Understanding the ADC output spectrum	Comparison of GSPS, broadband, space-grade ADC/DACs	Power distribution: DC-DCs, linear and switching POLs
10:30					
10:45	FPGA 2	FPGA 6	Mixed Signal 2	Mixed Signal 6	Power 2
	Space-grade SRAM, Flash & Antifuse FPGAs, fabrics, LUT vs. MUX, logic resources	System-level design: Clocking, powering FPGAs, power estimation, hardware debug	Designing with DACs : Understanding the DAC output spectrum	System-level design: Clocking, jitter and powering ADC/DACs	Comparison of space- grade, isolated DC-DCs. SiC vs. GaN vs. Si Power FETs, SEGR, SEB
12:15					
13:30	FPGA 3	FPGA 7	Mixed Signal 3	Mixed Signal 7	Power 3
	Radiation Hardness, SEE Mitigation & Reliability	High-speed serial links IBIS-AMI simulation BER Testing	Dynamic Testing of ADCs and DACs	Analogue front/back- end design and simulation Hyperlynx Analog & Linesim	Comparison of space- grade, linear and switching POLs
15:00					
15:15	FPGA 4	FPGA 8	Mixed Signal 4	Mixed Signal 8	Power 4
16:45	FPGA vendors' design flows and software Xilinx Vivado/ISE Microsemi Libero Altera Quartus 2 Cobham/Atmel	PCB stack design, layout, design-for-EM, Signal & power integrity, power distribution networks and packaging	RF ADCs/DACs, bandpass sampling, eliminating RF frequency conversion stages	PCB stack design, layout, design-for-EMC, planes and analogue/digital partitioning. Post-layout simulation using Hyperlynx Analog and Boardsim	PCB stack design, layout, design-for-EMC, planes and current-carrying capacity
17:00	Wrap Up				

Please view www.courses-for-rocket-scientists.com for more information